A temperature-resistant 1/3 inch SVGA (800×600 pixels) 5.6 µm pixel pitch wide-dynamic-range (WDR) CMOS image sensor has been developed using a lateral-over-flow-integration-capacitor (LOFIC) in a pixel. The sensor chips are fabricated through 0.18 µm 2P3M process with totally optimized front-end-of-line (FEOL) & back-end-of-line (BEOL) for a lower dark current. By implementing a low electrical field potential design for photodiodes, reducing damages, recovering crystal defects and terminating interface states in the FEOL+BEOL, the dark current is improved to 12 e -/pixel-sec at 60 deg.C with 50 % reduction from the previous very-low-dark-current (VLDC) FEOL and its contribution to the temporal noise is improved. Furthermore, design optimizations of the readout circuits, especially a signal-andnoise-hold circuit and a programmable-gain-amplifier (PGA) are also implemented. The measured temporal noise is 2.4 e -rms at 60 fps (:36 MHz operation). The dynamic-range (DR) is extended to 100 dB with 237 ke -full well capacity. In order to secure the temperature-resistance, the sensor chip also receives both an inorganic cap onto micro lens and a metal hermetic seal package assembly. Image samples at low & high temperatures show significant improvement in image qualities.
INTRODUCTION
Huge demands of image sensors for camera cell phone and digital still camera applications strongly drive a fine pixel pitch technology down to 1.4 µm and beyond. On the other hand, wide-dynamic-range (WDR) image sensing technology is highly required to automotive, security and scientific applications and various approaches on pixel and system levels like a logarithm compression, two photodiodes in a pixel, a lateral-over-flow-integration-capacitor (LOFIC) in a pixel and multiple exposures are proposed [1] [2] [3] [4] [5] . The WDR image sensors require to be exposed and properly function in hard environments in terms of temperatures, moistures and illumination conditions. However, a quite few papers describe a robustness of image sensors in such hard environments [6] [7] [8] . A temperature-resistant WDR CMOS image sensor using a LOFIC in a pixel previously demonstrated 93 dB dynamic-range (DR) with no significant degradation of the image quality up to 85 deg.C, using a very-low-dark-current front-end-of-line (VLDC FEOL), an inorganic cap to on-chip-micro-lens (OCML) and metal hermetic seal package [7, 8] . Automotive and security camera applications, for which this sensor best suits, also require low noise & high sensitivity in low light and low & high temperatures (-40 deg.C to 85 deg.C) operations in addition to the DR enhancement. The dark current still requires careful attention to improve the image quality or extend an operation temperature range up to 100 deg.C. Furthermore, high reliable micro lens & color filter and package solutions keeping low manufacturing cost are indispensable. This paper describes a low noise WDR CMOS image sensor with low and high temperatures resistance. The key technology feature of the WDR CMOS image sensor with the LOFIC is to be able to independently optimize a photodiode structure, a conversion gain and a full well capacity. By implementing a low electric field potential design for the photodiode and fully optimizing the FEOL and the back-end-of-line (BEOL), the dark current is reduced to 12 e -/pixel-sec at 60 deg.C (0.35 e -/sec-µm 2 : pixel area normalized) less than ever before ( Fig. 1 ) [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] . Design optimizations of readout circuits, especially a signal-and-noise-hold circuit and a programmable-gain-amplifier (PGA) are also implemented and achieve a very low temporal noise performance. The fabricated 1/3 inch SVGA (800×600 pixels) 5.6 µm pixel pitch WDR CMOS image sensor with the LOFIC showed 100 dB DR with 2.4 e -rms temporal noise and 237 ke -full well capacity. Image samples at low & high temperatures show significant improvement in image qualities. [9] [10] [11] [12] [13] [14] [15] [16] [17] 10 -1 10 0 10 1 10 2 [7, 8] Fig.2 shows a pixel circuit and a device cross-section of the WDR CMOS image sensor with the LOFIC in a pixel. The pixel circuit consists of a fully depleted photodiode (PD), a floating-diffusion to convert a charge to a voltage (FD), a charge transfer switch (M1), a LOFIC, a switch between the FD and the LOFIC (M3), a reset switch (M2), a source follower amplifier (M4) and a pixel select switch (M5). The basic concept in this pixel circuit is to use the switch M1 for a suitable overflow path of saturated photoelectrons and integrate overflowed photoelectrons in the FD+LOFIC during a charge integration period. Non-saturated photoelectrons are transferred from the PD to the FD and converted to a voltage as a high sensitivity low light signal (S1) as well as the conventional four transistors type CMOS image sensor. The DR is extended by fully utilizing the photoelectrons integrated at and overflowed from the PD as a bright light signal (S2). Table 1 shows how to implement dark current reduction approaches to the WDR CMOS image sensor with the LOFIC. The first approach is to pay special attention to an electric field of the PD. Lowering the electric filed of the PD is one of the effective approaches to reduce the dark current. However, the problem in conventional CMOS image sensors is a trade-off relationship with a full well capacity. It leads to a degradation of the DR. One of the advantages in the WDR CMOS image sensor with the LOFIC is the full well capacity is not limited by the PD capacity, but the FD+LOFIC capacity. It means a further low electric field design for the PD potential can be implemented to the WDR CMOS image sensor with the LOFIC. The second approach is to reduce damages, recover crystal defects and terminate interface states in a process flow. In our previous work, the VLDC FEOL was proposed and demonstrated. In this work, the VLDC concept is fully introduced not only to the FEOL and but also to the BEOL. Fig. 3 shows the dark current characteristics for the varied electric field design of the PD with the original process flow and also the lowest electric field PD with the VLDC FEOL and the VLDC FEOL+BEOL. The dark current is reduced exponentially with the maximum electric field of the PD. By the use of the 50% lower electric field PD, the dark current is reduced about 1/4.
VERY LOW DARK CURRENT FEOL & BEOL
The drawback of the lower electric field PD is the trade-off of the full well capacity. Fig.4 shows the calculated S1 and S2 full well capacities limited by the PD or the FD and the FD+LOFIC capacities respectively in the case of 5.6 µm pixel pitch. Since the full well capacity of this sensor is determined by S2, there is no trade-off of the full well capacity with the reduced electric filed. The only concern is a degradation of SNR at S1/S2 switching point because the total amount of the signal electrons is dominated by the full well capacity of the PD or FD. In our previous works, the SNR dip less than 6 dB at S1/S2 switching point is found not to be visible for the case of the S1 SNR over 38 dB and the S2 SNR over 32 dB. In Fig.4 , both the calculated S1 SNR and S2 SNR are also indicated. Even in the lowest electric filed around 1×10 5 V/cm, the S1 SNR and the S2 SNR are 40 dB and 38.3 dB respectively. There is still room to reduce the maximum electric field of the PD. Fig.5 shows the temperature dependency of the dark current for the original flow, the VLDC FEOL and the VLDC FEOL+BEOL. At every temperature, the dark current of the VLDC FEOL+BEOL is less than that of the VLDC FEOL, 12 e -/sec-pixel at 60 deg.C and 135 e -/sec-pixel at 85 deg.C. The activation energy in the measured temperature range is 0.65 eV, however a sharp increase of the dark current from 60 deg.C to 85 deg.C is observed even for the case of the VLDC FEOL+BEOL. It means the generation current in the depletion layer or the surface is reduced by the use of the VLDC FEOL+BEOL, however the diffusion current has still room to be reduced at high temperature.
As it is already described in Fig.1 , the dark current level of the VLDC FEOL+BEOL is 0.35 e -/sec-µm 2 (: pixel area normalized) and less than ever reported before. The generation current is suppressed by implementing the low electric field PD, reducing the damages, recovering the crystal defects and terminating the interface states. 
DEVICE FABRICATION AND IMAGE SENSING PERFORMANCES
In order to demonstrate the best image sensing performance by the dark current reduction, the 1/3 inch SVGA (800×600 pixels) 5.6 µm pixel pitch WDR CMOS image sensor with a very low noise design has been fabricated through the totally optimized VLDC FEOL+BEOL. Fig.6 shows a circuit block diagram of the sensor. The signal-and-noise-hold circuit is designed so that the gain loss of the capacitance divider between the analog memory capacitance and the horizontal line capacitance is minimized. kT/C noises at the analog memory capacitance and the horizontal capacitance are also kept as small as possible. A continuous capacitive feedback type PGA with ×1, 2, 4 and 8 gains is introduced to the sensor to realize kT/C noise free in contrast to the switched capacitor type PGA having kT/C noise as one of the main contributors. Fig.7 shows the configurations of the PGA corresponding to the blanking and the readout periods. The simulation of the temporal noise results in 2.7 e -rms at 30 deg.C with 1.32 e -rms and 1.88 e -rms contributed by the signal-and-noise-hold circuit and by the PGA (PGA gain: ×2) respectively. The very low noise readout circuit is implemented to achieve the improved image quality by the dark current reduction. One more critical issue to realize the temperature-resistant image sensor is decompositions of on-chip-micro-lens and on-chip-color-filter (OCML/OCCF) resins at high temperatures. The suppression of the oxidative decomposition of OCML/OCCF resins by the inorganic cap onto the OCML and the metal hermetic seal package with 100 ppm residual oxygen concentration in N 2 gas was previously proposed and found to be thermally resistant to 150 deg.C 500 hours test [6, 7] . This time, the sensor chips are fabricated through the same process to ensure the heat-resistance. Fig.8 shows a chip micrograph of the actually fabricated 1/3 inch SVGA (800×600 pixels) WDR CMOS image sensor with 5.6 µm pixel pitch. The chip size is 5.6×5.8 mm 2 . Table 2 . shows image sensing performances of the sensor at 30 deg.C. The measured random noise is 0.20 mVrms (2.4 e -rms). The saturation voltage is 990 mV for the S1 (PGA gain: ×2) and 870 mV for the S2 (PGA gain: ×1) respectively. The full well capacity is determined by the FD+LOFIC capacity and measured as 237 ke -. The DR is enhanced to 100 dB with +7 dB up from the previous work for the 5.6 µm pixel pitch. The main contribution is the low noise design of the readout circuit for the signal-noise-hold circuit and the PGA. In order to confirm image qualities at low and high temperatures, image samples were captured at -40, -20, 30, 60, 85 and 90 deg.C, as shown in Fig. 9 . In each sample image, the WDR signal composed of either the S1 or the S2 signal by pixel is reproduced by applying the appropriate tone mapping by pixel. At low temperatures, no significant issue is found in the image quality. Since the sensor package is N 2 gas hermetic-sealed, no condensation inside the package is expected. At high temperatures like 85 deg.C and 90 deg.C, the random noise is found to slightly increase, however no significant degradation of the image quality is observed. By the use of the VLDC FEOL+BEOL, the dark current contribution to the temporal noise is improved to 1.5 e -rms at 85 deg.C.
CONCLUSION
A temperature-resistant 1/3 inch SVGA (800×600 pixels) 5.6 µm pixel pitch wide-dynamic-range (WDR) CMOS image sensor with a lateral-over-flow-integration-capacitor (LOFIC) in a pixel has been developed by the use of the very-lowdark-current front-end-of-line and back-end-of-line (VLDC FEOL+BEOL), the inorganic cap onto the on-chip-microlens (OCML) and the metal hermetic seal package suppressing the thermal oxidative decomposition of the organic resigns. The VLDC FEOL+BEOL approach includes a lower electric field pinned photodiode with no trade-off with the full well capacity taking the advantage of the LOFIC, the less plasma etching damages, the re-crystallization and the terminated interface states. The use of the VLDC FEOL+BEOL reduced the dark current to 12 e -/sec-pixel at 60 deg.C as compared with the VLDC FEOL: 25 e -/sec-pixel and the original flow: 873 e -/sec-pixel. The dark current level of the VLDC FEOL+BEOL is 0.35 e -/sec-µm 2 (: pixel area normalized) and less than ever reported before. Furthermore, design optimizations of the readout circuits, especially the signal-and-noise-hold circuit and the programmable-gain-amplifier (PGA) are also implemented. The measured temporal noise results in 2.4 e -rms at 60 fps (:36 MHz operation). The dynamic-range (DR) is extended to 100 dB with 237 ke -full well capacity. Image qualities at low & high temperatures show significant improvement.
